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Designing with Dependability 
Single Event Effects [2] 
Single Event Effects (SEE) occur when a high-energy particle passes through 
the active region of a semiconductor, triggering non-destructive effects such as 
upset, multiple-bit upset, or analog transients; or destructive effects such as latch-
up, gate rupture, and burnout. 
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Designing with Dependability 
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Logic Resources Configuration Bitstream 
Mux/LuT D-FF SRAM 
• Combinational as well as 
Sequential functional 
Implementation. 
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Reliability Improvement 
Configuration Bitstream Protection 
 Built-in 3D-Hamming Multiple 
Error Correcting Scheme. 
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Single Event Upset (SEU) 
Single Bit Upset (SBU) 
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Solution 
Logic Resources Protection Solution 
Transistor Fault Model : 
 
• Stuck faults (1, 0, close, open)  
• Bridging between signal lines (i/p , o/p) 
• Shorts in Source-Drain (SD), Gate-Source 
(GS), & Gate-Drain (GD) 
?! 
 
 This is what the presentation 
talks about. 
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Built-in 3D-Hamming EC Scheme 
Optimization of Parity Memory Overhead 
Configuration 
Frames  Configuration 
Frames  Configuration 
Frames  
3D 
Hamming 
SEC/DED 
Code 
Parity  
Memory 
Configuration Readback and Writeback 
3D Buffer 
Reference : Chagun Basha, 
Sébastien Pillement and Stainslaw 
Piestrak, ‘Built-in 3-Dimentional 
Hamming Multiple-Error Correcting 
Scheme to Mitigate Radiation Effects 
in SRAM-Based FPGAs’, ARC’14 
April 2014, Portugal. 
 Built-in protection 
 Less parity memory overhead 
 Improved Multiple bit error 
     correcting capability. 
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Logic Resource Protection 
• Passive Redundancy Techniques 
       - Fault Masking 
 
• Active Redundancy Techniques 
       - Detection, Localization, Recovery 
 
• Hybrid Redundancy Techniques 
       - Fault Masking/Detection + Reconfiguration (Dy-Pr) 
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Concept of Totally Self-Checking Circuits 
          (TSC) [3] 
 
A circuit is totally self-checking if it is both fault secure and self-testing. 
 
  Totally self-checking circuits are very desirable for highly reliable system 
design.  
 Such circuits have significant advantages, such as: 
 
(1) Transient faults as well as permanent faults are detected. 
 
(2) Faults are immediately detected upon occurrence; this prevents propagation 
of corrupt data within the system. 
Self Checking Circuits deals with “Logic Faults”  
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Block Diagram of Proposed Self-Checking 
                Logic Block 
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Self- Checking Multiplexers 
In [4], a new Two-Rail Checker (TRC) circuit is presented, to 
detect the presence of logic faults such as bridging and stuck-on. 
1. Two-Rail Checker 
Inspired by the TRC presented in [4], a new Fault 
Tolerant Multiplexer is proposed in [5] & [6]. 
2. Self-Checking Multiplexer design [5] 
Fig 2 shows how to check a 4 
input multiplexer by adding 
two inverters (M17M18 and 
M19M20) to its output(out). 
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Proposed Self-Checking Multiplexer 
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ARDyT© FPGA Architecture   
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Basic Block 
EDCA – Error Detection 
and Correction Analysis. 
 
CLE – Configurable Logic 
           Element. 
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Hardware Overhead Comparison  
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